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PREFACE
This is the first of three volumes. Volume 2 consists of lists of
mnemonic card names, card-pin interconnections and networks. Volume 3 is com-
prised of listings of interface signal characteristics, a map of the card lay-
out in the rack and logic drawings.
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by
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•	 SECTION I
INTRODUCTION
The objective of this project was the design and construction of a
specialized breadboard computer to perform.the angular transformations asso-
ciated with a strapdown inertial measurement unit (SIMU). In- this report we
shall first describe the o a rall functions performed by the system and then
discuss the various sections which it comprises. In the last section of this
report, connection and operating instructions for the computer are given.
Before the discussion of the system is commenced, a word or two in
clarification of the objeetivep of the program is in order. The general prob-
lem associated with strapdown navigation systems is that of maintaining an
accurate measure of the relative orientation of the rotating vehicle with
respect to some reference system. The reference system may either be inertial
space or some other system such as earth whose orientation and rotational
velocity with respect to inertial space are known. Once the orientation of
the vehicle is known, accelerations measured in the vehicle frame may be trans-
formed and integrated to provide a position vector in the reference frame.
Several types of parameters, each with its relative merits, have been
used to provide rotational coordinates for strapdown navigation. The system
described here uses direction cosines. The reason for the selection of direc-
tion cosines was twofold. First, if a separate computer is to be employed to
provide the angular transformations, the greatest simplicity appears to result
from the use of direction cosines. Second, their use incurs no polar singu-
larities.
Computation of direction cosines may be done by either general or
special purpose computers. Special purpose computers that have been applied
most often were digital differential analyzers (RDA's). The problem engendered
by conventional DDA direction cosine computation is that of truncation error.
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This error arises because a finite difference equation is used whose solution
is not identical to that of the rotational differential equation thus governs
body motion.
A method of implementing the direction cosine calculations was devel-
oped at • SRRC which makes use of a trigcnorr.etric transforms tion rather than an
approximation to a idifferential.equati%,n. This method, explained in Appendix
A, incurs no truncation error since it is an exact process. The method given
in Appendix A, with slight modifications, is the basis for direction cosine
computations used in the SIMU computer.
In addition to computing direction cosines, the SIMU computer pt
forms several other functions which will be described shortly. The purposo in
constructing this machine was to provide a laboratory system which would test
. both the methods of computation and the inertial sensors to which it will be
connected. The design philosophy followed throughout was not to provide a :sys-
tem which could be repackaged, using the same basic components, to be flyable,
but rather to provide a modifiable, modular computer which would be easily ser-
viceable and from which later designs could be extracted for advanced electronic
implementation. For this reason, off-the-shelf components (Texas Instruments
Series 74N) were used for the logic and storage elements throughout.
A block diagram of the overall SIMU computer is shown in Fig. 1. The
description of total system function is given with respect to this diagram.
All inputs and outputs connect to SPICE, the interface unit. The SIMU computer
receives three pulsed gyro and three pulsed accelerometer inputs. -These inputs
may be asynchronous, since synchronization is provided by the gyro and accel-
erometer sync units. The pulses are then scaled to the proper value for com-
putation. These synchronized end scaled gyro pulses are introduced to the puf-
fer. The buffer performs a pulse addirg function; the algebraic sum of gyro
and earth rate pulses occurring about a single gyro axis is taken at this
point. If the magnitude of this sum exceeds unity, the excess is stored and
introduced at the first available time. Allowable input rates are such V'it
the cxcr>!r; never is more than one pulse.
The buffer output drives the direction cosine computer. This unit,
computes the set of nine direction cosines to a precision of 48 bits when input
2
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FIG. 1 Overall SIN computer block diagram.
scale is set to 2-15 radians per pulse (approximately). Accelerometer signals
in the form of increments of velocity enter the accelerometer scaling unit after
•	 synerhonization. This unit allows the effective scale factors of all accel-
erometers to be made equal, a necessity if an angular transformation is to take
place. The incremental velocity vector is transformed to the reference system
by means of the earth rate generator. Increments in reference frame velocity
are delivered directly as system outputs and accumulated to form whole words
for subsequent time sampling and punch out.
The earth rate generator forms three pulse trains whose rates are
proportional to the components, measured in the reference frame, of earth's
rotation about the reference axes. If north-vertical orientation is used,
then one of these components will be zero. The direction cosines are used to
transform the earth rate signals to the vehicle frame by means of the earth
rate resolver. These transformed rates are then added to the scaled gyro sig-
nals in the gyro buffers.
The interpretation of attitude from direction cosines is a confusing
process. For this reason, an Euler angle computer is provided for display and
eight-ball control purposes. This computer operates in a servo mode, starting
from a set of reference angles and slewing the Euler angle generator until a
set of internally-generated direction cosines matches the true set taken from
the direction cosine computer. In this way, no cumulative errors are intro-
duced when polar "gimbal-lock" regions are approached. A new set of Euler
angles is displayed every 0.22 second. The angles are displayed to the nearest
0.01 degree. The sines and cosines of the Euler angles are provided as output
to drive an external eight-ball display.
The primary operator display for the SIMU computer is a CRT character
unit. Euler.angles are displayed in a signed decimal format and direction
cosines are displayed in octal notation. Three direction cosines to full pre-
cision or nine direction cosines to 16-bit precision may be displayed at any
time. The Euler angles and direction cosines are selected and formatted in the
display logic unit. This unit also generates the video and X-Y positioning
information for the CRT.
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Initial conditions for the various registers may be entered in three
ways. The normal method makes use of a punched paper tape reader, connected
through SPICE. Each register is assigned an address. Properly formatted tape
containing address information and data will cause the initial conditions to
be entered when computer is in the "Reader" mode. This loading is controlled
by,the initial condition loader. It is also possible to load any register
manually (when the computer is in the "Manual" mode) by means of the switch
register on the front panel. This is accomplished by setting the address of
the intended register on the "Address" switches and the desired data word on
the "Data" switches, and loading. The third method of initialization places
the identity matrix in the direction cosine registers, but leaves all other
registers unchanged. This is accomplished by placing the computer in the
"Diagonal" mode and loading.
•
	
	 The computer contains the necessary storage, formatting, and control
equipment to generate outputs for a paper tape punch. Direction cosines,
accumulated velocity increments,-.and a time reference constitute the informa-
tion which may be punched. These quantities are translated to octal form and
an eight-bit ASCII code is generated to drive the punch input lines via SPICE.
A "data ready" signal is also provided. Punch rates of 15, 30, and 60 charac-
ters per second are available through front panel control. Spacing and inter-
block indexing characters are also generated.
All computer timing is derived from a single frequency source. A
precision 20 %1Hz crystal clock is normally used but an input and suitable
switching are provided for external clocking. The clock frequency is divided
by four-to give the basic 5 11Hz bit rate used throughout most of the computer.
All timing signals are supplied by the timing generator.
The 5 . volt do used for all computer units is produced by the power
supply.
1
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6SECTION 2
CALCULATIONS
In this section, the methods used in performing various calculations
within the computer are described. These calculations include (1) direction
cosines, (2) velocity resolution, (3) earth rate compensation, and (A) Euler
angles.
Direction Cosine Updating. The calculation resulting in direction cosine
updating is performed essentially as described in Appendix A, with slight modi-
fications which permit a Sao speedup in processing rate. Direction cosine
updating is performed sequentially for each input axis in turn. The old direc-
tion cosine matrix is multiplied by 3 x 3 updating matrices to provide the new
cosine matrix. The updating matrix sets for the x, y , and z input axes
are, respectively
	
1	 0	 0	 1	 0	 0
ux =	 0	 1-h2	 0	 0	 1-h2	 2h
	
0	 0	 1-h2	 0	 -2h	 1-h2
	
1-h2	0	 0	 1-h2	0	 -2h
uy =	 0	 1	 0	 0	 1	 0,
	
0	 '0	 1-h2 2h	 0	 1-h2
•	 1-h2	0	 0	 1-h2	 h	 0
	
U  = 0	 1-h2	 0	 -2h 1-h2	0
	
0	 0	 1	 0	 0	 1
For each matrix set, the right and left matrices represent operations performed
during the first and second updating cycles, respectively. As in the original
updating method, the value of h is given by
h = tan 2
where 8 is the increment of angle measured by the gyro and is adjusted to
make the magnitude of h equal to some negative, integer power of two.
The formation'of terms in the updating processes is best illustrated
by means of a diagram. In Fig. 2, Y, R , and E represent n-bit shift regis-
ters which store the upper-, middle-, and lower- n bits of a number C . D
is a one-bit delay and h= 2 n . The direction of shift is from left to right,
so that as C` exits from the output of E, 2hC exits from D and h 2  exits,
from Y . These quantities may be gated and transmitted to adders (as in
Appendix A) to provide the updating matrix operations. Processing of the input
axes is accomplished in the sequence (X,Y,Z) so that a complete input servicing
requires six update cycles.
Earth Rate Compensation. The direction cosine matrix represents a trans-
formation from vehicle to reference axes. Since these reference axes (e.g.,
Earth axes) may themselves be rotating with respect to inertial space whereas
the gyro inputs represent rotations of the vehicle with respect to inertial
space, it is necessary that corrections be applied at some point to allow
proper reference axes. These corrections'will be described next.
The computer direction cosine matrix, C re , represents a transforma-
tion from rotating vehicle axes to earth-referenced axes. Then the transforma-
tion which takes a vector measured in vehicle axes, V r , to the same vector,
measured in earth axes, V  , is
•	 Ve = VrCre	 (1)
The inverse transformation is given by
V = V C 1
—r	 e re
(2)
and since Cre is an orthogonal transformation,
C 1
	 T
re - Cre
and
Yr - veC 
T
re
The gyro input rates w.	 represent the angular velocity of iner-
-Ir,r
tial space with respect to the vehicle frame, as measured in vehicle coordi-
nates. , The angular velocity of the reference (Earth) frame with respect to
the vehicle, as measured in vehicle coordinates, is
	
wer,r - wix,r - wie,r	 (5)
where we i r -wie,r is the angular velocity of the reference frame with
respect to the inertial frame, as measured in vehicle coordinates. Finally,
from Eq. (5)
V;	 = w	 - w
i	C
T
	(6)
i—er,r	 r.,r	 e,e re
(4)
where -wie,e is the angular velocity of the reference frame with respect to
inertial. space, as measured in reference coordinates. This defines the cor-
rection of gyro inputs for a noninertial reference system, and forms the basis
of the earth rate correction computation. The correction computation is best
illustrated by means of a simple block diagram (Fig. 3). This block includes
the transformation of accelerometer signals, as will be described.
An earth rate generator produces the three components of earth rate
with respect to inertial axes, as measured in the earth frame. These quanti-
ties are transformed to measurements in the vehicle frame by a vector resolver.
The other input to the vector resolver is the transposed direction cosine matrix.
The resolved earth rate signals are added to the gyro inputs in the buffer, and
are used to drive the direction cosine computation. Accelerometer inputs, mea-
sured in the rotating frame, are transiormed by another vector resolver to the
reference frame. The direction cosine matrix itself is used as the other input
to this resolver, in accordance with Eq. (6) above. A more detailed block dia-
gram of a vector resolver is shown in Fig. 4. Since the form of the earth rate
8
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FIG. 2 Direction cosine data register.
-Wei,rDirection	 T
Buffer	 Wre,r	 Cosine	 C re	 Vector resolverWri r	 Computation
(gyro inputs)	 I-Wei,e
fire
	 Earth-rote generator
a ri r
	
Vector resolver	 a ri e
(accelerometer inputs)
FIG. 3 Computation block diagram.
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and accelerometer vector resolvers is the same, with the only difference being
in the use of the transposed cosine matrix in one case,.a description of the
resolution of accelerometer inputs will serve to illustrate both functions.
Velocity Nsolution. Each scalar resolver contains a shift register M,
a serial adder, and three input gates. The input gates cause a serial input
variable (Cij ) to be multiplied by a ternary variable (Vk ), The ternary vari-
able has allgwable values (-1, 0, +0 corresponding to negative, zero, and posi-
tive values of the input increment, respectively. The gates are.also time=sam
pled so that no two of them may deliver inputs to the adder during any cycle.
The adder has two outputs. One of these is the sum of the two inputs; the other
is a ternary variable indicating sense and magnitude of overflow. When no
overflow occurs, the sum of the gated input and the previous contents of the
shift register are returned to the shift register. In the event of an over-
flow, the residue is returned to the shift register. It may be shown that the
output overflow rate of any of the three scalar resolvers which comprise the
vector resolver is given by
r  = Cl'krx + C2,kry + C3,krz
where rx , r  , and r  are the input rates.
Euler Angle Computer. One of the outputs which can be obtained from the
SIMU computer is a set of Euler angles which relates the orientation of the.
platform axes to a set of reference axes. The required angles are: pitch
(8) , azimuth (*), and roll (0). The direction cosine logic.(Fig. 5) computes
a set Of trigonometric functions of the Euler angles, from which the angles
can be computed. The method used to calculate the Euler angles eliminates
cumulative errors and thereby minimizes the problem of loss of accuracy near
the poles by periodically (about 4.5 times per second) resetting the output
registers and then slewing to the correct values as determined from updated
values of the direction cosine matrix elements. The slewing operation is
accomplished by counting (in a display ecunter or output register) the angular
increment pulses applied to a sine-cosine generator which computes sin C1c
and cos ac , as the generator is incremented from 
0  
to the required angle.
1
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The increment pulses are gated into the counter by a signal from an error
sensing circuit which is . initialized with the appropriate elements of the
updated direction-cosine matrix and driven by signals from the sine -cosine
generator. The scaler at the input to the sine -cosine generator is provided
so that the count of pulses in the BCD counter will have the proper scale to
bb displayed in degrees. The direction cosine elements used in the conversion
are
011 = cos a cos	 012 = cos 8 sin	 ;	 c13 = - sin 8
C23 = cos 8 sin 0	 033 =.cos 8 cos 0
The pitch control logic is simplest since c 13 = -sin 8 and 8 can
lie only in the 1 st and 4th gyadrants. Sin ac is compared with 
+ C131 , and
day pulses are gated into the display counter until sin cyc > 1C131 . The sign
of 8 is the complement of the sign of C13
The computation of the remaining Euler angles is best illustrated by
an example. Assume that roll angle * lies in the first quadrant and that
is is the computed value of * . The error E * may be defined as
E*
 = cos 8 sin (*.
 - 0
When ^r0 = t, Ei = 0 . Expanding this error equation,
E* = cos 8 cos * sin i0 - cos 8 sin # cos #c
When equivalent values for the direction cosines are substituted into the error
equation, it becomes
Ei
 = C11 sin * 0 - C12 cos *c
This solution is implemented by reducing E# in increments until it is equal
to zero. The incremental equation is
13
dE*
 = C11 cos We d,l r + C12,sin *c dto
In order to economize on equipment, a single sine-cosine ge nerator
may be used jointly by the three angle computers. This generator produces
incremental outputs sin ac dac and cos a
c 
dot c . The common error equations
used for azimuth and roll then become
E = `cos 8 cos a sin a-	 acos 8 sin a cos
	
a	 c,	 c
	dE = cos 9 cos a cos a dot + cos 8 sin a sin a dot
a 	 	 c c
where cos 8 cos a and cos 8 sin a are obtained from the direction cosines
according ;,o Table 1. The angle a is the difference between the magnitude
of the angle to be calculated and the value preset into the counter (i.e., 00
or 900 ), and is therefore always less than 90 0 .
TABLE I
Quadrant
cos 8 cos a cos 8 sin or
Eao
Preset
I C11 C23 C12
C23 ^
.
-C12
-C12
Oo
•
2 C12 C23 -C11 -C33 C11 C33
90 o
3
-C12
-C23 -C11 -C33 C11 C33
900
•	
4 C11 C33 -C12
1
-C23 C12 C23
•o
0
The initial value, Ea0 obtained by setting a c = 0 in the equation
above is cos 8 sin a . Since 10 < 900 and Oo r a < 900, Eoto is always nega-
tive. The calculation is started by loading the appropriate direction cosines
(froi.. Table 1) and Eno „ At the some time the sine-cosine generator is set to
of =0 , and the display counter is preset to 00 or 900 depending on the quadrant:
Of i or	 Calculation proceeds until Ea goes to zero; then the pulse
drive to the display counter-is inhibited and ac = a .
19
The sines and cosines of the Euler angles are also made available to
drive an eight -ball display. When the error conditions of the control logic
are satisfied, th ,^a , , rrent values in the sine -cosine generator are transferred
to the appropriate holding registers. During the transfer the sign of the
sine and cosine are corrected for quadrant. When in the second of third quad-
rents, * and f also require an interchange of sine and cosine values.
15
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SECTION 3
DESCRIPTION OF IWRDIQIKK IMPLLEMENTATION
Timinc. There are two main groups of timing signals available in the
computer. Those that are used in the complete update of the direction cosine
matrix-and those that are used to time the Euler angle update cycle.
The basic signals for the direction cosine matrix are:
1. Clock T and clock T which are used ' as the basic computer
timing pulses. They occur every 200 nsec and are used by the elements that
require positive going and negative going edges respectively to trigger.
2. Bit times B1 through B16 designate 16 sequential timing periods
of 200 nsec each that make up a word time.
3. Word times W1 through W3 consist of 16 bits each. One word time
is the Normal resolver period and a 3 word period allows processing of the
entire 48 bits of accumulator data.
4. Update 1 and update 2 are the two phases of the update around a
given axis for the direction cosine matrix. Each one is three words long.
5, Pl, P2 and P3 are the periods required for the two phase"update
around the x-axis, y-axis and z-axis respectively. Taken together they are a
complete update cycle for the direction cosine matrix. This occurs in 288 bit
times or 57.6 µsec.
The Euler angle update generator consists of several counters whose
basic timing rate is the full direction cosine update cycle of 57.6 µsec. Maxi-
mum count used is E3872 which is 223 msec long. During this time the sin/cos
generator cycles through 900 , after which EBW is set at 204 msec to allow trans-
fer of data to the eight-ball inputs. Earth rate input to its scale factor
resolvers occurs once for every Euler angle update cycle and is therefore approxi-
mately 4.4 pulses per second. Clock signals are generated on cards C07 to C13.
Controls. Switches are provided on the computer panel to control the
mode of operation and to load and display data. The switches provide 0 volts
or +5 volt levels to the computer. All pulse train switching or pulse forming
is done by logic circuits in the computer. 	 I
16
The computer can be driven by the internal_ 20 MHz crystal oscillator
or an external clock in order to synchronize computer operation with
other equipment. Pin CC on the SIMU/SPICE connector is used for the external
cic c' signal.. The CLOCK-INTERNAL/EXTERNAL switch on the control panel selects
the desired pulse source. The logic required to switch between clock sources
iF located on Timing Board A.
The ,MODE switch and the START-STOP switch controls the computational
mode of the computer. When the . RUN mode is selected and the START-STOP switch
is in the START position, the computer will process gyro and accelerometer
inputs and compute the.earth rate compensation. The action of the START-STOP
switch is synchronized with the computer clock. The gating and synchronizing
circuitry is located on Timing Board F..
The SCALE switch selects the desired value of a gyro input at the
direction cosine matrix. At full scale, the valuesof the angular increments
are 2-15 radians. The scale can be increased by factors of two to 2-12 radians.
This scale change is effected by-.gating the clock pulses which drive the accumu-
lators. The clock gating logic is located on Timing Board F.
The block diagram of the logic required to load and display the con-
tents of the registers is shown in Fig. 6. Each 16 bit register is specified
by a two character decimal address. The accumulators are treated as three
separate 16 bit registers. The register address assignments are given in
Table 2. The desired register is selected by the eight ADDRESS switches on
the control panel. The switch settings are transferred into the Address regis-
ter and are decoded as two hexadecimal characters. Characters 0 to 9 are used
to specify registers.
• The 16 bit light register on the panel displays the contents of the
data register.. When the N10DE switch is in the RUN, MANUAL, or DIAGONAL posi-
tions the contents of the register specified by the address switches are loaded
into the data register every 10 msec and displayed in the lights. When the
MODE switch is in the READER position, the lights display the'eharacters
received from the tape unit as they are assembled in the data register.
The MANUAL position of the MODE switch enables data to be loaded from
the 16 . DATA switches. The contents of the DATA switches are transferred to
17
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the data register and a load cycle is initiated by pressing the LOAD switch.
The load cycle allows the selected register to accept data while the contents
•	 of the data register are birculated on the INIT bus. The new contents of the
register are displayed by the lights at the next display cycle.
The DIAGONAL position of the MODE switch allows the direction cosine
matrix to be diagonalized and the resolvers to be set to 1/2 maximum value by
pressing. the WAD switch. The address assignments are grouped so that all
accumulators and resolvers can be selected.simultaneously without selecting
the shift registers which are used to store constants. The INIT Lus is
actually 4 separate buses, and each bus has the appropriate data during the
diagonalize sequence. The IOND bus_is connected to the accumulators on the
main diagonal of the direction cosine matrix. The IOFD bus is connected to
the off-diagonal accumulators. The IRES bus is connected to the resolvers.
The ISRS bus is connected to the shift registers which hold constants and
scale factors.
Tape Input. The READER position on the Mode switch allows the computer
to load the registers from paper tape. An eight stage shift register on the
Reader Loader Sequencer card controls the routing of the incoming characters
to the Address register and the Data register.
The characters are coded in ASCII code. The numeric characters "0"
to "9" and the alphabetic character "A" are .used. All other characters are
ignored by the computer. The characters are accepted on the trailing edge
of the strobe pulse which occurs at the center of a character period. Input
rates up to 20 kHz can be handled.
The character "A" initiates the load sequence by clearing the shift
register and setting a flip-flop to "ONE". This "ONE" is then shifted through
the shift register by the next eight numeric characters. The first two numeric
characters following an "A" are loaded as decimal numbers into the Address regis-
ter. The next six numeric characters are loaded into the data register as
octal numbers. When the final character is loaded into the data register, a
load sequence similar to the manual load sequence is initiated. The contents
of the data register are transferred to the specified register. The computer
is then ready for the next "A" character.
19
Resolver. A resolver is used to add either a single bit or full data word,.
serially to a stored data word. Subtraction of data from the stored value or
•	 any sequence of additions and subtractions may be performed. The resolver stores
the magnitude-and sign of any overflow for use during the next word time.
As shown in Fig. 7, incoming data
added bit by knit to the current contents of
data is reloaded ipto the shift register an
occurs. When a positive or negative-one is
flow :magnitude and overflow sign flip-flops
There are 30 resolvers in the computer.
is gated onto the resolver card and
the shift register. Then the new
i circulated until the next update
sensed by B16 strobing, the over-
are set for the next word time.
Shift Register. The shift registers -are used to store 16 bit words of
information in the computer. There are 2 enable inputs available for each
shift register's loading purposes. Output is continuously available and trans-
fer may be started at any desired word time.
Gyro Sync and Buffer. The gyro pulses are sent to the SIMU interface as
GXP, GXN, GYP, GYN, GZP and GZN. The signals are positive-going pulses repre-
senting positive or negative angular increments at a maximum repetition rate of
17.3 kHz (a minimum period of 57.6 µsec). These pulses go first to the gyro
sync portion of input card GAB. Figure 8 shows the input path.
The gyro sync circuit on the sync and buffer card synchronizes the
incoming signals and a one word long (112) pulse'per period of 681, a62 or A0
to its scale resolver (note Fig. 9) timed enough in advance of the moment when,
for instance, the A81 pulse is supposed to come to allow the direction cosine
updates (see Figs. 10 and 11). The gyro scale resolver accumulates bits for
each iie increment depending on its shift register's contents. Overflow of this
resolver goes'to the gyro buffer which algebraically sums the inputs from the
earth rate resolvers and gyro scale resolvers. If the sum at any sampling time
0.5 f 2, one increment is stored for the next update period, and the other is
gated through the switch box to enable the direction cosine update at the allotted
time. The stored increment is held in the buffer until cancelled or until no new
gyro input occurs. At that time the storage flip-flop is reset and the stored
increment updates the direction cosine matrix.
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INITIALIZE
	
RESOLVER
CIRCULAT E DATA
GATE SIGN AND MAGNITUDE OF
INCREMENT INTO CIRCUIT THAT
DETERMINES ADD OR SUETRACT
OPERATION
a-^
8=c)
ADD NEW DATA TO DATA BEING	 ADD COMPLEMENT OF NEW DATA
CIRCULATED ON CARD
	
	 TQ CIRCULATING DATA AND ALLOW
2S COMPLEMENT ALGORITHM
IF OVER FLOW INTO 816 POSITION
NO OVERFLOW
	
FOR MAGNITUDE AND SIGN FLOPS
FOR 1 WORD TIME AT ENO OF
B1^
CIRCULATE SUM
UNTIL NEXT INPUT.
CLEAR 816 AS
SUM RE-ENTERS SHIFT REGISTER
CIRCULATE DATA
UNTIL NEXT INPUT
FIG. 7 Resolver timing chart.
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GYRO SYNC STORES ANY INPUT PULSE
UNTIL U1 AND W2 TIME OF UPDATE P
SCALE RESOLVER SL:NDS SCALED OUTPUTS
	 I
TO GYRO BUFFER ON OVERFLOW @ W3 TIME
GYRO BUFFER TRANSMITS RESULTS OF
EARTH RATE AND GYRO PULSE INPUTS
TO SWITCH BOX
@ PN-1 • U2
SWITCH BOX SENDS DATA AND ALL NEEDED
ENABLES TO ACCUMULATOR MATRIX
m
rr
•m D m F m
q D N ^ A '
•	 DIRECTION COSINE
ACCUMULA70R
MATRIX
FIG. 8 Gyro input logic chain timing chart.
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I	 FIG. 9 Gyro to direction cosine comp-ter timing chart.
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ENAMI: SM.. I ONTAI NLO PORTION
OF UPLA 'IL .' W1 TAP OF
ACCUMULAI' )k
MAPLEMENT DATA IN SHIFT
REIGISTER BEFORE SLNI)TA TO
IMPNAL AMM
- ­7
STORE SIGN OF MOST SIGNIFICANT
WORD UNTIL END OF MATE
ADD C11 AND 
-h2Ci1 IN
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LOAD RESULT IN ACC 11 S/R
F
NABLE SELF-CONTAINED PORTION
F UPDATE AT W1 TAP OF
CCUMULATOR
COMPLEMENT DATA IN SHIFT
REGISTER BEFORE SENDING TO
INTERNAL ADDER
STORE SIGN OF MOST SIGNIFICANT
11ORD UNTIL END OF UPDATE
ADD C11 AND -h2C11 IN
INTERNAL ADDE3
LOAD RESULT IN ACC 11 S/R
CIRCULATE C11 UNTIL NEXT UPDATE
•	 is CALLED FOR BY A f 68
I
HOLD ROUND OFF BIT AND	 I
GATE WITH COMPMENTING
HOLD ROUND OFF BIT AND
GATE WITH COMPLEMUMNG
FIG. 10 Accumulator update cycle self- -contained portion timing chart.
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WNABLE UPDATE OF ACC 12 AND ACC 11
DELAY DATA TRANSFER FROM ACC 12,
W2 TAP FOR 1 B1T TIME
ACCUMULATOR UPDATE CYCLE
EXTERNAL PORTION
(ACCUM 'T'	 ACCUM "2')
ENABLE DATA OUTPUT BY C5 AND
SIGN OF INCREMENT INPUT
I HOLD SIGN OF 2hC12 UNTIL
END OF UPDATE
SWITCH BOX
I ENAB!.E ACC 12 DATA INPUT TO ACC 111
ADD ACC 11 CONTENTS C11 AND hC12
IN EXTERNAL INPUT ADDER
I
ADD INTERNAL LOOP DATA TO 	 I
IN SECOND ADDER
LOAD RESULT INTO 48-BIT S/R
of ACC 11
CIRCULITE C11 UNTIL NEXT EXTERNAL
UPDATE IS CALLED FOR BY A f 68
FIG. 11 Accumulator update cycle external portion timing chart.
(Accum 'T' Accum' "2")
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Direction Cosine Matrix. All three sets of`accumulators that hold the
values of the direction cosines are updated simultaneously (see Pig. 12)
according to the equations:
C11 = C11(1 - h 
21
	 2hC
12 initial
1st update CO 2 = C12(1 - h2) - 2hC11 initial
C' = C
13	 13
C11 - 
C1 1 0 - h2)
2nd update 
C12 = C1020 -'h2)
C13 "' C13
It can be seen, taking Cl, as an example, that there are basically three
pants to the implementation of the equations. There is the addition of
*2hC12 to the value of C 	 the external portion of the computation and
the double operation of C 	 h2C 11 subtracted from it. The external
operation and the first internal operation are done simultaneously during the
first update of the period in the two adders on the accumulator card. The
second internal computation is done during the second, update of the period.
For the derivation of the equations see the calculation section of this report.
Figure 13 shows the adder operation on the accumulator card for the
internal computation. This is typical of adder operation on the Accumulator
and Resolver cards.
Accelerometer Sync. Buffers and Resolvers. The accelerometer pulses are
sent to the SIMU interface as AXP, AXN, AYP, AYh, AZP and A •2.1. The input sig-
nals have the same electrical characteristics as the gyro input pulses dis-
cussed previously. They represent positive and negative increments of
velocity with the same repetition rate range as the gyro pulses. These pulses
go to the accelerometer sync portion of input cards GAB or GAS. See Fig. 14
for the input path.
26
The accelerometer sync circuit on the sync and buffer card is used to
provide an update (U2) pulse during the proper period for a AU, 02, or AV3
pulse to allow the oi.::ration of its scaling resolver and the proper timing of
the d1rection cosine matrix transformation.
•
	
	 The scale resolver accumulates bits for each AV increment depending
on.its shift register's contents'. Overflow of the resolver noes to the triple
input resolver that transforms the scaled body referenced increments to iner-
tially referenced increments. These increments are accumulated in another
resolver to provide a second output, a position vector that is the sum of the
inertially referenced increments.
Earth Rate Compensation. The basic earth rate pulse . train (CIE) is gen-
erated as part of the Euler timing countdown. Pulse rate is 4.47 Hz and pulse
duration is a full update period-Pl-P2-P3. The pulse train QE is gated by
the RUN flip-flop to prevent extra inputs on start-up or in other modes of
opera ion. The gated QE pulse train drives resolvers %"E1 , 1UE2' and R-)E3
whose overflow outputs are pulse trains with proportional rates, respectively,
to the three components of earth rate about the reference axes (see Fig. 15).
Inputs to these resolvers are timed to occur during Wl•U1 of each resolver's
particular update period (i.e., either P1, P2, or PS).
The outputs of resolvers 
R'OE1' RQE2' and ME3 drive the three triple
input resolvers Ra, , M2 , and R►73 wherein the transformation from earth to
vehicle reference is obtained. The scaling of the outputs of resolvers IL
Rl'
&2 , and R0  is made equal.to that of the gyro inputs so , that these pulse trains
may be added to the scaled gyro pulses by the gyro buffers. The gyro buffers
are designed to accept sign and magnitude pulse trains from the gyro and earth
rate sourpes and deliver sign and magnitude pulse trains proportional to the
sum of the two input rates. It is possible, during a single update period, for
an earth rate-to-vehicle-frane transformation resolver to-deliver two or three
output pulses. However, two of these will be of different sign. An adapter is
used to count these outputs algebraically and reduce the number of earth rate
puises sent to the buffer to, at most, one. Details of the adapter are shown
in the logic diagram of GAC. Following processing by the adapters, scaled
increments of earth rate go to the gyro buffer circuits where they are processed
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GYRO BUFFER
ABI -AaI
AT PI TIME
AG 13 nCC 22	 ACG 23	 AGC 32
	
aGC 33
SWITCH BOX SWITCH BOX	 SWITCH BOX
AGC 13	 ACC 12 ACG 23	 AGC 22	 ACC 33	 ACC 32
GYRO BUFFER
©82-An2
AT R2 -TIME
ACC II JACC 211 ACC 231 JACC 311 C 3;
SWITCH BOXSWITCH BOX SWITCH BOX
ACC 13 ACC 2 AGG 33AGG Ii ACC 21 ACG 31
GYRO BUFFER
683_6n3
AT P3 TIME
ACC 11 1 ACC 121 JACC21 I jACC221 JACC31	 I C 32
SWITCH SWITCHBOX BOX SWITCH BOX
'	 ACC 12 ACC 22 ACC 32AGC 1 I AGC 21 aGC 31
FIG. 12 Full update cycle timing chart.
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FIG. 13
	
Adder operation, accumulator card's
•	 internal computation timing chart.
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ACCELEROMETER SYNC CKT STORES ANY INPUT
PULSES UNTIL P N_I AND START OF U2
SCALE RESOLVER PROVIDES OUTPUTS WITH
PREDETERMINED WEIGHTING AT U2 AND W2
o	 TIDIES
AV RESOLVER SENDS OUTPUTS TO SPICE FOR
INTERTIALLY REFERENCED INCREMENTS OF
AV AT U2 AND W3 TIDIES
SUM OF INTERTIALLY REFERENCED VE'_')CITY
INCREMENTS BECOMES POSITION VECTOR
FIG. 14 Accelerometer AV input path timing.
ME
SCALE RESOLVER PROVIDES OUTPUT WITH FIXED
WEIGHT AT P  AND U1 AND W2 TIME OF E 3872
TRIPLE INPUT RESOLVER TRANSFORMS TO INERTIAL
REFERENCE, OVERFLOW HOLD FOR FULL UPDATE
STARTING WITH U1 AND W3 OF P 1 , P2 OR P3 TIME
EARTH RATE ADAPTER CIRCUIT, COUNTS APPARENT
RESOLVER OVERFLOWS AND SENDS SIGN AND MAGNI-
TUDE OF EQUIVALENT OUTPUT TO BUFFER
PN-1•UI•Wl
GYRO BUFFER, TAKES dIIE EQUIVALENT AND
PROCESSES IN CONJUNCTION • WITH GYRO PULSE
Ag AS CONDITIONS DEMAND
SWITCH BOX, TAKES GY.10 INPUT AT PN-I AND
U2 THEREBY IS READY BEFORE NEEDED AND
AVOIDS PULSE SPLITTING
DIRECTION COSINE MATRIX, UPDATED BY
INPUTS AS SHOWN PREVIOUSLY FOR 00
FIG. 15 Earth rate input logic chain timing chart.
as described in the gyro buffer section of the gyro input description (see
Fig. 9). From the buffer the pulses are sent to the switch box where the
enabling signals required for the appropriate direction cosine matrix update
are generated..
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	 Euler A61e Computer and Output Interface. The Euler Angle Computer cal-
culates the angles *, 0 , and @ as described in Sec. 2. When each angle has
been found, its value is stored for transfer to SPICE. See Fig. 16 for the
block diagram of the entire Euler update cycle.
The key section of the Euler Angle Computer is the comparison logic,
in which internally generated direction cosines are compared with a set from
the direction cosine computer. Angles * and 0 result from a comparison
using the logic shown in Fig. 17. For these two angles the process is as fol-
lows:
1. Clear and initialize the two LSB resolvers for * or 0 .
2. Since the equation for the angle being calculated has two terms,
'ARI= C11ASa + C21ACa (for the 1st quadrant) it is convenient to sum each term
in one LSB resolver. Both LSB and 11SB resolvers are capable of an u pdate in
every word time of the Euler update cycle. The use of LSB resolv F ^ and then
an 11SB resolver is required to keep the scaling correct. The 	 it of the
input gating is to make a typical increment C11ASa = C11(1) instead of
(Cll)(2-19 )	 Since the binary point on these resolvers is effectively
between the 15th bit and the 16th bit the shift of binary point at the output
of the LSB resolvers becomes (Cll)(2-15).
3. An initial value is inserted into the 1ISB resolver. This value
is selected from the set of true direction cosines in a manner to be described
later. The summed, doubled outputs of the LSB resolvers cause the 11SB resolver
to be decremented until its content passes zero. The zero crossing is detected
by the resolver ' s overflow flip-flop and this signal halts the angle count
being accumulated within the Euler binary-decimal counter (EBD).
The calculation of 8 is simpler than that for the other two Euler
angles since C13 =
 -sin g , a single term being compared rather than two terms.
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iC11 C12
1st Quadrant	 +	 +
2nd Quadrant	 -	 +
3rd Quadrant	 -	 -
4th Quadrant	 +	 -
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The proper positioning of the decimal point where two terms are multiplied
requires an LSB resolver. Therefore, in the case of 0 , comparison is
achieved by counting down the value of sin a (C13) by Asine increments
until sin 0'- EA sine = 0 . This countdown sets the 0 resolver overflow
flip-flop and enables setting of the 0 comparison flip-flop on its EBD card.
Comparison Loaic Inputs! Sine/cosine Generator. This section of the
Euler angle computer is composed of four resolvers in positions A16, A17, Alfa,
and A19. The purpose of this generator is to sweep through 90
0
 successively
=	 adding increments to the sine register's LSB and subtracting increments from
-the cosine register (see Fig. 18). The increment is gated by B1 in the MSB
part of the registers and therefore represents a change in value of 2 -15 at
every occurrence. The resultant outputs continue to the end of the Euler
cycle but are meaningless after the 90° sweep is completed. Outputs that are
available to the comparison logic and holding registers are sin a, cos a,
A sin a and A cos a .
Initializing Values. The constants to be used for Cll, C12, C13, C23, and
C33 for any given Euler angle cycle are stored in the shift registers on card
B2O. These are loaded simultaneously and immediately before the beginning of
an Euler update and are held constant until the next Euler cycle (see Fig.
19).
The value of the constant to be counted down to zero for comparison
depends on the trigonometric relationships for the quadrant in question. The
terms of the direction cosine matrix that are used in the osin a or a cos a
countdown are also a function of the quadrant.
Quadrant Determination. The four quadrants can be determined by examina-
tion of the signs of the direction cosine terms in accordance with the follow-
ing table:
SIN / COS ASIN Ct	 COMPARISON
GENERATOR L1 COS C1	 LOGIC
DIRECTION	 DIRECTION
COSINE
	 COSINE
EULER
DATA IN
DECIMAL
Qa*
GENERATOR
SIN	 HOLDING
-- _ _.	 REGISTERS
TO-BJBALL	 TO DISPLAY
DISPLAY	 ON SCOPE
FIG. 16 Detail block diagram - Euler angle computer.
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'	 RESOLVER
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SET OVERFLOW FLOP ON
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WEIGHTED OUTPUTTO <*
FINAL COUNTDOWN RESOLVER
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CLEAR ACcr RESOLVER
SET HALF VALUE IN
RESOLVER
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EVERY E= 116 A IXUMU-
LATED
F
OVERFLOW FLOP ON
LING EDGE OF B16
COUNT INITIAL VALUE DOWN TO
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F
SEIOVERFLOW WITH B16
TRAILING EDGE
USE OVERFLOW TO SET F/F
AT NEXT B1 TIME
F/F i "SET" HALTS BCD
COUNT OF w PULSES FOR
<* DISPLAY
FIG. 17 Euler comparison logic angle * timing chart.
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TO MSB SIN a 1
ADD
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FIG. 18
	
Sin/cosine generator detail block diagram.
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FIG. 19 Sign and quadrant determination logic.
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From this it con'be seen that storage of the signs of the five direction
cosines used in the Euler angle computer will control the variables between
quadrants if gating logic uses the signs to enable the desired values to
initiate and*coatrol a Euler update cycle.
This use of the signs affects the following areas of the computer:
1. The sign of the values stored on the EBD card of the angles in
degrees.
2. The information to preset 90° before the update for values of
angle in the second and third quadrants.
3. The sign of the binary.yalues of sine and cosine (bit 11) depending
on the quadrant that is sent to the Euler holding register cards for use in
the eight-ball display.
4. Control of the sine-cosine reversal required for holding register
data for quadrant 2 and quadrant 3.
5. Control of the constants used to initialize the comparison logic
for the incremental comparison process.
6. Selection of the direction cosine to be multiplied by Asin a
(Cll or C12) and 6 cosot (C12 or Cll) to achieve proper comparison for second
and third quadrant angles.
EBD Card and Display Input. The Euler binary coded decimal card is used
to count the increments of angle sent from the Euler scaler from initiation of
an Euler update until the required angles are reached (Fig. 20). At the time
when the comparison logic overflows to indicate the angle has been reached, a
flip-flop on the EBD card is set that stops the Da° increments from coming
In and also freezes the value of the angle's sine and cosine in the eight-ball
holding registers. After the completion of the meaningful sin/cos generator
run (approximately 180 msec) the value'in the counter stages is transferred to
the holding register. The data is then available for transfer to the Euler
angle display register. It consists of 18 bits in parallel.
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Eight-13,11 Holding Realsters and Output Interface.. These holding regis-
ters are used to store the values of sin a and cos a for each Euler angle
for transfer to the eight-ball display unit (Fig. 21). During the Euler cycle
•	 the successive values for sin '(y and cos a are shifted through the holding
registers. Mien 0 the comparison is made the t, 0 , or 8 gate flip-flop on
the EBU card terminates further update of its respective holding register.
After the 900 run of the sin/cos generator is completed tiae inter-
.	 .
face signal EBB is sent to SPICE. During the next 20 msee the eight ball unit
can shift the '1-bit values (sign plus 10 binary bits) of sine and cosine of
all three angles simultaneously. The least significant bit appears first and
logical levels are 0 and +5 volts. Interface labeling is SNEX and CSEX for
SNEY and CSEY for 0 , SNEZ and CSLZ for g .
CRT Display. A CRT character display is used to display the Euler angles
and the contents of the direction cosine matrix. The characters are formed
using a 4 X 6 dot matrix. The character set includes the decimal numerals, a
minus sign, a decimal point and a blank. Four lines of 24 characters each
are displayed. The display is refreshed at the rate of 51 frames per second.
The top line of the display a Nays contains the three Euler angles
(roll, pitch and yaw). The angles are displayed in decimal degrees to the
closest 0.01 degrees. The lower three lines of the display are used for the
direction cosine matrix. Three six-character octal words are displayed on
each line to form a 3 X 3 matrix. The DISPLAY MODE switch controls whichever
elements of the direction cosine matrix are displayed. When positions C1, C2
or C3 are selected, column 1, column 2 or column 3 of the direction cosine
matrix axe displayed to the full 48-bit precision. When the ALL position is
selected, the nine direction cosines are displayed to 16-bit precision.
The block diagram of the CRT display is shown in Fig. 22. The dis-
play counter generates the timing signals and drives the horizontal and vertical
D/A converters for beam positioning. The Euler angle data is taken from the
Euler holding registers in BCD format. The direction cosine data is taken
directly from the accumulators and is then formatted to provide octal charac-
ters. The character which is being displayed gates the appropriate pulse
train from the character generator as the Z-axis signal to the CRT.
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' INITIALIZE UEC^II)F: COUNTERhS TO ZERO Olt 90c UNUIrR
CONTROL OF QUADRANT UE7'1:R11. LOGIC
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IS C01iPLETLD
DATE IS SENT TO DISPLAY LOGIC IN PARALLEL
UNDER DISPLAY CONTROL
FIG. 20 Euler angle decimal display logic . timing chart.
BEGIN CONTINUOUS TRANSFER OF SIN/COS GENERATOR
DATA TO HOLDING REGISTERS AT START OF NEW EULER
CYCLE
AT ANGLE COMPARISON WHEN F/F* OR F/Fyn OR F/Fg
IS SET, THE FLIP-FLOP IS USED TO HALF TRANSFERS
TO HOLING REGISTERS AND RETAIN CURRENT VALUES
FOR SIN a AND COS a
•	 SEND SIGNAL TO 8-BALL LOGIC IN SPACE, WHEN ALL
ARLES ARE READY FOR TRANSFER -EBW
TRANSFER TWO 11-BIT WORDS PER ANGLE TO 8-BALL
UNIT WITH 8-BALL PROVIDING CLOCK
I
FIG: 21 Eight-ball holding registers timing chart.
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Paper - Tape Output. The block diagram of the tape output logic is shown
•	 in Fig. 23. The •-lata is read out of the computer in a fixed format in ASCII
code. The first output character is a "T" to denote the start of a record.
The output of a real time clock is then transmitted next to identify the time of
the record. The nine direction cosines are then transmitted with the full
48-bit precision. Finally, the accumulated, resolved velocity increments for
the three-axes are transmitted..
At the beginning of a record, the contents of the 9 direction cosine
accumulators and the three resolvers, are transferred to holding registers.
T;iis allows the output record to show the state of the computer at an instant
of time. The three resolvers are reset to 1/2 maximum value when their con-
tents are transferred to the holding registers.
The contents of the real time clock and of the holding registers
are then converted to ASCII code and transmitted to the tape unit. The con-
version and formatting are controlled by the character control and word con-
trol shift registers. Flexowriter control characters such as line feed, space
and carriage return are generated and placed on the Tape. This allows a mean-
ingful listing of the tapes to be obtained on a ASCII flexowriter without any
further data reduction.
The tape output controls are located on the computer panel. The
PUNCH RATE switch selects the output rate to be 15, 30 or 60 characters per
second. The PUNCH MODE selects the output of a single record or a continuous
output. In the CONTINUE position, records are continually punched at the
rate selected by the PUNCH.RATE switch. In the SINGLE position, one record
is punched when the SINGLE RECORD button is pressed. A ground level applied
to pin g of the SPICE/SIMU connector has the same effect as pressing the
SINGLE RECORD switch. This signal can be used to obtain records at fixed
time intervals or when the platform passes through a reference point.
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SECTION 4
COMPUTER OPERATIONS
Initial Manual Operating Instructions for Strapdown_, Transformation Computer
1. Plug in power cord to 110 V - 60 Hz, and turn power and scope power to
"ON"
2. Check to see that fans are operating..
3. Check that panel lights are ON.
4. Place in "STOP" condition.
5. Ensure that clock switch is on "INTERNAL".
6. Put "COMPUTER MODE SWITCH" to "DIAGONAL"•position.
7. Press "LOAD",
8. Place "COMPUTER MODE SWITCH" in "MANUAL" position.
9. Enter 3,3 (0011,0011) into "ADDRESS" switches.
10. Enter 0131428 (0,001,011,001,100,0102) into "DATA" switches.
11. Press "LOAD". This sets Euler counting scale factor, which should appear
in the "DATA" lights.
12. CRT display should now read
	
00.00	 00.00	 00.00
	
040000	 000000	 000000
	
000000	 040000	 000000
	
000000	 000000	 040000
witfii "COSINE DISPLAY MODE" switch in the "ALL" position.
13. Direction cosines may be set to any desired values by placing value in
the "DATA" switch register, addressing the direction cosine via the address
register, placing the computer in the "MANUAL" mode, and pressing load.
Note that machine scaling is such that a value of unity in a direction
cosine is given by 0400008 or 01000000000000002' 't'wo's complement nega-
tion is utilized. Register addressing is given by Table 2.
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14. In order to register gyro and accelerometer inputs, values must be set
into their respective scaling registers. This is done by addressing the
proper register (see attached table) and inserting a constant via the
"MANUAL", "LOAD" route. The same holds for earth rate.
Input Limits. Gyro and accelerometer inputs are sampled at a rate of
17.361 kHz. This figure serves, therefore, as the upper limit on input rates
from the sensors. If gyro scaling is set so that each gyro pulse is equiva-
lent to 2-15 radians, the upper limit on angular velocity about each axis
(independent of the other axes) is 0.530 radians/sec or about 30 degrees/sec.
Other scale settings produce proportionate limits.
Gyro and Accelerometer Scale. It is necessary to place scale factors in
the gyro and accelerometer scale factor shift registers. The addresses of
these shift registers are shown on the address list. The maximum positive
scale factor that can be placed in one of these shift registers is 1_215
(0 111 111 111 111 111 2). The maximum negative value is -1 (1 000 000 000
000 0002). If a gyro pulse has magnitude 2 -16 g 2-15 , the gyro scale factor
S should be chosen such that O/S = 2-15 radians. The choice of accelerometer
scale factors is arbitrary, the single constraint being that accelerometer
scale factors be chosen to equalize the effective magnitudes of the three
accelerometer input pulses.
Euler Scale. The Euler angle scale factor must be initialized each time
the computer is turned on in order to provide the proper readings of displayed
Euler angle. The shift register which contains this scale factor is SR33
(address 3,3) and the correct value of the scale factor is 0131428 or
0 001 011 001 100 0102.
Earth Rate Components. The three components of earth rate correction
must be entered into shift registers ES1 , ES 21 
and ES 
3* 
The proper value for
each component is the cosine of the angle between the earth's polar axis mul-
tiplied by 0.5315136100
Tape Input. The data input tapes must use ASCII code. The only charac-
ters recognized by the computer are A and 0 to 9. The normal format is
AXXYYYYYY where XX is the two character decimal address and YYYYYY is the
data in octal. A97177777 would load all ONES into register 97. A97000001
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ciould•load a ONE in the least significant bit of register 97. Spaces, commas,
line feeds and other characters may u p included on the tape to simplify the
preparation and listings of input tapes. Other examples of valid formats are:
A 97177777
A 97 177777
A 97DI77777
A 97;177777
ADD97CONT 177777
The paper tape input is enabled by setting the MODE switch to the READER
position. The computer then sends a ready-to-read signal to SPICE and is
ready to accept data.
Tape Output. The contents of the direction cosine matrix and the accumu-
lated velocity increments can be dumped onto tape as the computer is operating.
Buffer registers are provided so that the data represents the state of the
computer at'an instant in time. The output rate is selected as 15, 30 or 60
characters per second by the PUNCH RATE switch. The PUNCH MODE switch in the
CONTINUE.position causes the computer to continually punch data. The SINGLE
position of the PUNCH MODE switch allows a Zingle record to be punched when
the SINGLE RECORD switch is pressed. This action can also be controlled by
the application of a ground level to the proper pin of the SPICE/SINU connec-
tor.
The data is transmitted to the tape unit in ASCII code. The output
format is shown in Fig. 24. This figure also shows the listing obtained
directly from the tape using an ASCII coded flexowriter. The first line of
the listing is the contents of the real time clock in octal. The next .three
lines contain the direction cosine matrix in octal. The particular values
are the contents of the accumulators after they have been diagonalized. The
bottom line contains the three velocity counts. The 400008 represents a net
zero count. Values below 400008 represent a net negative count and values
above 400008 represent a net positive count.
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TABLE 2
REGISTER ADDRESS LISTS
Direction_ Cosine?
Cosine Upper Word Middle Word
C11 9,1 8,1
C12 9,2 8,2	 .
C13 9,3 8,3
C21 9,4 8,4
C22 9,5 .815
C23 9,6 8,6
C31 9,7 8,7
C32 9,8 8,8
C33 9,9 8,9
Resolvers
RV Accumulated velocity, reference axis 1
RV Accumulated.velocity, reference axis 2
RV
 Accumulated velocity, reference axis 3
RV Velocity resolver, reference axis 1
RV
 Velocity resolver, reference axis 2
RV
 Velocity resolver, reference axis 3
RE Earth rate resolver, reference axis 1
RE
 Earth rate resolver, reference axis 2
RE
 Earth rate resolver, reference axis 3
R 1 Earth rate resolver, vehicle axis x
R2 Earth rate resolver, vehicle axis y
R3 Earth rate resolver, vehicle axis z
RV
 x-accelerometer scale resolver
RV y-accelerometer scale resolver
RV
z
z-accelerometer scale resolver
Lower Word
7,1
7,2
7,3
7,4
7,5
7,6
7,7
7,8
7,9
4,1
4,2
4,3
5,1
5,2
5,3
4,4
4,5
4,6
6,1
6,2
6,3
5,4
5,5
5,6
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TABLE 2 (cont.)
Resolvers Lowei rWord_
ltgx x-gyro scale resolver 6,4
Rg y-gyro scale resolver 6,5
Y
Re
z-gyro scale resolver 6,6
R! Euler sin, Y-register 4,7*
R2 Eule'r.sin,	 R-register 4,8*
R3 Euler cos, Y-register ' 4,9q
R4 Euler cos, R-register 5,7*
R7 Euler comparator, LSB 5,8*
R8 Euler comparator, LSB - 5,9*
R9 Euler comparator, MSB 6,7*
Rio Euler comparator, LSB 0 6,8*
R11 Euler comparator, LSB 0 6.9*
R12 Euler comparator, NISB 0 2,4*
R13 Euler comparator, 8 2,5*
R14 Euler scale resolver 2,6*
Shift Registers
AS  Accelerometer scale factor, x-axis l,l
AS
 Accelerometer scale factor, y-axis 1,2
AS
 Accelerometer scale factor, z-axis 1,3
GS
 Gyro scale factor, x-axis 0,1
GS Gyro scale factor, y-axis 0,2
GS Gyro scale factor, z-axis 0,3
ES
 E, ri.;, rate component along reference axis 1 211
ES Earth rate component along reference axis 2 2,2
ES  •Earth.rate component along reference axis 3 2,3
SR31 Unused shift register 3,1
SR32 Unused shift register 3,2
SR33 Euler.angle scale factor 3,3
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.> TABLE 2 (-ont.)
•; Shift Reuisters	 Lower Word
111	 FFular ctnrnna of r.	 n A
3.
z=
Real time	 T 5 octal characters, carriage return, line feed
C11	 16 octal characters, space
C	 "112
to 11	 space
'
C13 carriage return, line feed
of
C21
of
, space
C22 - , space
C23 , carriage return, line feed
C	 It31
It It
	 acep
C32 11	 space.
C33 carriage return,	 line feed
v 
	
5 : "	 space
v 
	 5 "	 space
VZ	 5 "	 carriage return,	 line feed
Listed Output Tape
T3T521
_ 2000000000040000 00000000000400U0 0000000000040000
0000000000040000 2000000000040000 0000000000040000
0000000000040000 0000000000040000 2000000000040000
40000 40000 40000
FIG. 24 Tape output format.
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APPENDIX A
A Method for Updating Direction Cosines in a
Strap-Down Inertial Guidance System
